Profiles
Research Units
Publications
Sign Up
Faculty Login
X
42 Publications
15 Journals
Saurabh Saxena
Assistant Professor
Department of Electrical Engineering
saurabh.saxena@ee.iitm.ac.in (Work)
+91-44 2257 4457 (Work)
Follow
Publications - 42
Overview
Publications (42)
Network (5)
Publications (42)
Sort by Year (most recent)
Sort by Year (most recent)
Sort by Year (oldest first)
Sort by Most Cited
Sort by Recently Added
Sort (A-Z)
Sort (Z-A)
Journal
A 2.0-5.5 GHz Wide Bandwidth Ring-Based Digital Fractional-N PLL with Extended Range Multi-Modulus Divider
Saurabh Saxena
,
Elkholy A.
,
...
,
Hanumolu P.K.
(5 authors)
2016 | IEEE
Journal
A 4-to-10.5 Gb/s Continuous-Rate Digital Clock and Data Recovery With Automatic Frequency Acquisition
Saurabh Saxena
,
Shu G.
,
...
,
K. Anand
,
...
,
Hanumolu P.K.
(8 authors)
2016 | Institute of Electrical and Electronics Engineers Inc.
Other
A 16Mb/s-to-8Gb/s 14.1-to-5.9pJ/b source synchronous transceiver using DVFS and rapid on/off in 65nm CMOS
Saurabh Saxena
,
Shu G.
,
...
,
Hanumolu P.K.
(10 authors)
2016 | IEEE
Journal
A 7 Gb/s Embedded Clock Transceiver for Energy Proportional Links
Saurabh Saxena
,
K. Anand
,
...
,
Hanumolu P.K.
(6 authors)
2015 | Institute of Electrical and Electronics Engineers Inc.
Other
A 4mW wide bandwidth ring-based fractional-n DPLL with 1.9psrms integrated-jitter
Saurabh Saxena
,
Elkholy A.
,
...
,
Hanumolu P.K.
(5 authors)
2015 | IEEE
Journal
A Calibration-Free Fractional-N Ring PLL Using Hybrid Phase/Current-Mode Phase Interpolation Method
Saurabh Saxena
,
Nandwana R.K.
,
K. Anand
,
...
,
Hanumolu P.K.
(9 authors)
2015 | Institute of Electrical and Electronics Engineers Inc.
Other
A 2.8mW/Gb/s 14Gb/s serial link transceiver in 65nm CMOS
Saurabh Saxena
,
Shu G.
,
...
,
K. Anand
,
...
,
Hanumolu P.K.
(9 authors)
2015 | IEEE
Other
A 7Gb/s rapid on/off embedded-clock serial-link transceiver with 20ns power-on time, 740μW off-state power for energy-proportional links in 65nm CMOS
Saurabh Saxena
,
K. Anand
,
...
,
Hanumolu P.K.
(6 authors)
2015 | Institute of Electrical and Electronics Engineers Inc.
Journal
A 5 Gb/s energy-efficient voltage-mode transmitter using time-based de-emphasis
Saurabh Saxena
,
Nandwana R.K.
and
Hanumolu P.K.
2014 | Institute of Electrical and Electronics Engineers Inc.
Journal
A reference-less clock and data recovery circuit using phase-rotating phase-locked loop
Saurabh Saxena
,
Shu G.
,
...
,
Hanumolu P.K.
(8 authors)
2014 | Institute of Electrical and Electronics Engineers Inc.
Other
A 4.4-5.4GHz digital fractional-N PLL using ΔΣ frequency-to-digital converter
Saurabh Saxena
,
Talegaonkar M.
,
K. Anand
,
...
,
Hanumolu P.K.
(9 authors)
2014 | Institute of Electrical and Electronics Engineers Inc.
Other
15.4 A 20-to-1000MHz ±14ps peak-to-peak jitter reconfigurable multi-output all-digital clock generator using open-loop fractional dividers in 65nm CMOS
Saurabh Saxena
,
Elkholy A.
,
...
,
Hanumolu P.K.
(5 authors)
2014 | IEEE
Other
8.7 A 4-to-10.5Gb/s 2.2mW/Gb/s continuous-rate digital CDR with automatic frequency acquisition in 65nm CMOS
Saurabh Saxena
,
Shu G.
,
...
,
K. Anand
,
...
,
Hanumolu P.K.
(6 authors)
2014 | IEEE
Other
A 4.25GHz-4.75GHz calibration-free fractional-N ring PLL using hybrid phase/current-mode phase interpolator with 13.2dB phase noise improvement
Saurabh Saxena
,
Nandwana R.K.
,
K. Anand
,
...
,
Hanumolu P.K.
(9 authors)
2014 | Institute of Electrical and Electronics Engineers Inc.
Other
A 2.5GHz 5.4mW 1-to-2048 digital clock multiplier using a scrambling TDC
Saurabh Saxena
,
Nandwana R.K.
,
...
,
Hanumolu P.K.
(5 authors)
2013
Other
A 5Gb/s 2.6mW/Gb/s reference-less half-rate PRPLL-based digital CDR
Saurabh Saxena
,
Shu G.
,
...
,
Hanumolu P.K.
(8 authors)
2013
Other
A 5 Gb/s 3.2 mW/Gb/s 28 dB loss-compensating pulse-width modulated voltage-mode transmitter
Saurabh Saxena
,
Nandwana R.K.
and
Hanumolu P.K.
2013 | Institute of Electrical and Electronics Engineers Inc.
Journal
A 75-dB SNDR, 5-MHz bandwidth stage-shared 2-2 MASH Δ Σ modulator dissipating 16 mW power
Saurabh Saxena
,
Zanbaghi R.
,
...
,
Fiez T.S.
(4 authors)
2012 | IEEE
Journal
A 12.5-bit 4 MHz 13.8 mW MASH Δ Σ modulator with multirated VCO-based ADC
Saurabh Saxena
,
Zaliasl S.
,
...
,
Fiez T.S.
(5 authors)
2012 | IEEE
Other
A 75dB SNDR, 10MHz conversion bandwidth stage-shared 2-2 MASH ΔΣ modulator dissipating 9mW
Saurabh Saxena
,
Zanbaghi R.
,
...
,
Fiez T.S.
(4 authors)
2011 | IEEE
Showing 21-40 of 42 results
prev
1
2
3
next
Get all the updates from Saurabh Saxena
Follow