Profiles
Research Units
Publications
Sign Up
Faculty Login
X
13 Publications
8 Journals
Janakiraman Viraraghavan
Assistant Professor
Department of Electrical Engineering
qkhan@ee.iitm.ac.in (Work)
Follow
Publications - 13
Overview
Publications (13)
Network (4)
Publications (13)
Sort by Year (most recent)
Sort by Year (most recent)
Sort by Year (oldest first)
Sort by Most Cited
Sort by Recently Added
Sort (A-Z)
Sort (Z-A)
Articles
Layout-Based Digital IC Course Projects in Large Classes: Implementation, Evaluation, and Plagiarism Detection
A.F. Davidson
and
Janakiraman Viraraghavan
2023 | Institute of Electrical and Electronics Engineers Inc.
Articles
Geometric Programming Approach to Glitch Minimization via Gate Sizing
K.M. Vithagan
,
V. Sundaresha
and
Janakiraman Viraraghavan
2022 | Institute of Electrical and Electronics Engineers Inc.
Conferences
An area-efficient word-line pitch-aligned 8T SRAM compatible digital-to-analog converter
B. Vijayakumar
and
Janakiraman Viraraghavan
2021 | Institute of Electrical and Electronics Engineers Inc.
Conferences
Flash based in-memory multiply-accumulate realisation: A theoretical study
S. Ashwin Balagopal
and
Janakiraman Viraraghavan
2020 | Institute of Electrical and Electronics Engineers Inc.
Articles
Statistical compact model extraction for skew-normal distributions
K. Revanth
and
Janakiraman Viraraghavan
2020 | Institution of Engineering and Technology
Articles
80-kb Logic Embedded High-K Charge Trap Transistor-Based Multi-Time-Programmable Memory with No Added Process Complexity
Janakiraman Viraraghavan
2018 | Institute of Electrical and Electronics Engineers Inc.
Journal
A 14 nm 1.1 Mb embedded DRAM macro with 1 ns access
Janakiraman Viraraghavan
,
Fredeman G.
,
...
,
Saji K Mathew
,
...
,
Iyer S.S.
(22 authors)
2016 | Institute of Electrical and Electronics Engineers Inc.
Other
80Kb 10ns read cycle logic Embedded High-K charge trap Multi-Time-Programmable Memory scalable to 14nm FIN with no added process complexity
Janakiraman Viraraghavan
,
Leu D.
,
Guhan Jayaraman
,
...
,
Raghavan Rama
,
...
,
Iyer S.
(14 authors)
2016 | Institute of Electrical and Electronics Engineers Inc.
Journal
Statistical compact model extraction: A neural network approach
Janakiraman Viraraghavan
,
Pandharpure S.J.
and
Watts J.
2012 | IEEE
Journal
Voltage and temperature aware statistical leakage analysis framework using artificial neural networks
Janakiraman Viraraghavan
,
Bharadwaj A.
and
Visvanathan V.
2010 | IEEE
Journal
Voltage and Temperature Scalable Logic Cell Leakage Models Considering Local Variations Based on Transistor Stacks
Janakiraman Viraraghavan
,
Amrutur Bharadwaj
and
Visvanathan V.
2008 | American Scientific Publishers
Other
Voltage and temperature scalable standard cell leakage models based on stacks for statistical leakage characterization
Janakiraman Viraraghavan
,
Das B.P.
and
Amrutur B.
2008 | IEEE
Other
Voltage and temperature scalable gate delay and slew models including intra-gate variations
Janakiraman Viraraghavan
,
Das B.P.
,
...
,
G Aravind
(5 authors)
2008 | IEEE
Get all the updates from Janakiraman Viraraghavan
Follow