Header menu link for other important links
X
An efficient algorithm to construct reduced visibility graph and its FPGA implementation
Published in
2004
Volume: 17
   
Pages: 1057 - 1062
Abstract
An important geometric structure used in robotic path planning and computer graphics is the visibility graph. In this paper, we present a new parallel algorithm to construct the reduced visibility graph that is appropriate for finding shortest paths in a convex polygonal environment. A key feature of the algorithm is that it supports easy mapping to hardware. The computational complexity is O(p 2+log((n/p) 2)) where p is the number of objects and n is the total number of vertices. An efficient FPGA implementation of the algorithm is presented. The design operates at approximately 48 Mhz. Further, the implementation for an environment with roughly 60 vertices requires 90% of an XCV3200E.
About the journal
JournalProceedings of the IEEE International Conference on VLSI Design
ISSN10639667
Open AccessNo
Concepts (14)
  •  related image
    BINARY SEARCH
  •  related image
    Fpga implementation
  •  related image
    PARALLEL ALGORITHM AND ARCHITECTURE
  •  related image
    REDUCED VISIBILITY GRAPH
  •  related image
    Algorithms
  •  related image
    Computational complexity
  •  related image
    Computational methods
  •  related image
    Computer graphics
  •  related image
    Computer simulation
  •  related image
    Degrees of freedom (mechanics)
  •  related image
    Graph theory
  •  related image
    Motion planning
  •  related image
    Vlsi circuits
  •  related image
    Field programmable gate arrays