We present an integer-N phase-locked loop with a 5X output frequency range. The charge-pump current and voltage-controlled oscillator's current source are digitally reconfigured for an optimum PLL bandwidth with low output jitter across the 5X frequency range. Fabricated in indigenous SCL 180nm CMOS technology, the PLL multiplies the reference frequency 15-75MHz by seven and generates a 105-525MHz output frequency. It achieves an integrated jitter of 4ps and 32.2ps at 525MHz and l05MHz, respectively. The PLL dissipates 5.6mW and 3.6mW at 525MHz and l05MHz output frequencies while operating from 1.8V supply voltage. © 2023 IEEE.