Header menu link for other important links
X
On-Line Location of Multiple Faults in LUT based Reconfigurable Systems
Aditya S. Ramani,
Published in
2003
Pages: 224 - 230
Abstract
This paper describes a novel on-line method for locating multiple faulty Lookup Tables (LUTs) in SRAM based reconfigurable systems. Earlier work was primarily concerned with single output LUT networks, which were fanout free and consisted of only one faulty LUT. The algorithm presented in the earlier works attempted to locate that single faulty LUT. Our method is designed for multiple fault location in general combinational LUT networks with multiple outputs and fanout. It uses the pseudo-exhaustive Built In Self-Test technique, which preserves the interconnect structure (in-place) of the LUT network. It involves selective reprogramming of LUTs and takes advantage of partial reconfiguration. Experimentally it is shown that this method provides good fault coverage in identifying faulty LUTs. Moreover, it is independent of the type and the number of faults within an LUT.
About the journal
JournalProceedings of the International Conference on VLSI
Open AccessNo
Concepts (12)
  •  related image
    Algorithms
  •  related image
    Built-in self test
  •  related image
    Error detection
  •  related image
    Fault tolerant computer systems
  •  related image
    Field programmable gate arrays
  •  related image
    Interconnection networks
  •  related image
    Online systems
  •  related image
    Theorem proving
  •  related image
    LUT-BASED FPGA SYSTEM
  •  related image
    Multiple faults
  •  related image
    PSEUDO-EXHAUSTIVE TESTING
  •  related image
    Table lookup