The design of digital circuits in Quantum Dot Cellular Automata (QCA) has been of active interest in the last decade. Prior work on signed multipliers that achieve low area as well as low latency is limited. This paper presents an efficient QCA design of the classical Baugh-Wooley multiplier. The design is based on a few new results in majority logic. Simulations in QCADesigner are also presented and they confirm the efficiency of the proposed design. © 2013 IEEE.

Krishnamurthy Sridharan

Department of Electrical Engineering

IIT Madras is a public technical and research university located in Chennai, Tamil Nadu. Founded in 1959, it is recognised as an Institute of National Importance.

IIT Madras has been ranked as the top engineering institute in India for four years in a row by the National Institutional Ranking Framework of the MHRD

It currently offers undergraduate, postgraduate and research degrees across 16 disciplines in Engineering, Sciences, Humanities and Management. About 596 faculty belonging to science and engineering departments and centres of the Institute are engaged in teaching, research and industrial consultancy.

IIT Madras

Efficient design of Baugh-Wooley multiplier in Quantum-Dot Cellular Automata

Proceedings of the IEEE Conference on Nanotechnology

2009 IEEE Nanotechnology Materials and Devices Conference

Parallel multipliers for Quantum-Dot Cellular Automata

IEEE Design & Test of Computers

An Overview of Nanoscale Devices and Circuits

Proceedings of the IEEE

Design Tools for an Emerging SoC Technology: Quantum-Dot Cellular Automata

IEEE Transactions On Nanotechnology

A Method of Majority Logic Reduction for Quantum Cellular Automata

QCADesigner: A Rapid Design and Simulation Tool for Quantum-Dot Cellular Automata

Journal	Proceedings of the IEEE Conference on Nanotechnology
ISSN	19449399
Open Access	No