Header menu link for other important links
X
A buffer-sizing algorithm for network-on-chips with multiple voltage-frequency islands
Published in
2012
Abstract
Buffers in on-chip networks constitute a significant proportion of the power consumption and area of the interconnect, and hence reducing them is an important problem. Application-specific designs have nonuniform network utilization, thereby requiring a buffer-sizing approach that tackles the nonuniformity. Also, congestion effects that occur during network operation need to be captured when sizing the buffers. Many NoCs are designed to operate in multiple voltage/frequency islands, with interisland communication taking place through frequency converters. To this end, we propose a two-phase algorithm to size the switch buffers in network-on-chips (NoCs) considering support for multiple-frequency islands. Our algorithm considers both the static and dynamic effects when sizing buffers. We analyze the impact of placing frequency converters (FCs) on a link, as well as pack and send units that effectively utilize network bandwidth. Experiments on many realistic system-on-Chip (SoC) benchmark show that our algorithm results in 42% reduction in amount of buffering when compared to a standard buffering approach. Copyright © 2012 Anish S. Kumar et al.
About the journal
JournalJournal of Electrical and Computer Engineering
ISSN20900147
Open AccessYes
Concepts (16)
  •  related image
    MULTIPLE VOLTAGE
  •  related image
    Network bandwidth
  •  related image
    Network operations
  •  related image
    NETWORK-ON-CHIPS
  •  related image
    NONUNIFORM NETWORKS
  •  related image
    Nonuniformity
  •  related image
    ON-CHIP NETWORKS
  •  related image
    Static and dynamic
  •  related image
    SWITCH BUFFERS
  •  related image
    System-on-chip
  •  related image
    TWO PHASE ALGORITHM
  •  related image
    VOLTAGE-FREQUENCY ISLANDS
  •  related image
    Application specific integrated circuits
  •  related image
    Frequency converters
  •  related image
    Microprocessor chips
  •  related image
    Algorithms