Header menu link for other important links
X
A 12.5 mW, 11.1 nV/√Hz, -115 dB THD, < 1 μs Settling, 18 bit SAR ADC Driver in 0.6 μm CMOS
Published in Institute of Electrical and Electronics Engineers Inc.
2016
Volume: 63
   
Issue: 5
Pages: 443 - 447
Abstract
A driver amplifier suitable for integration with an 18 bit 500 kS/s successive approximation register analog-to-digital converter (ADC) is reported. It accepts single-ended or fully differential inputs. The driver consumes 12.5 mW from a 5 V supply, has a -115 dB (-120 dB) total harmonic distortion for 8 Vppd output at 1 kHz (10 kHz), a 240 ns settling time to 0.01% accuracy for a 2 Vppd output step, and an input-referred noise of 11.1 nV/√Hz. Simulated 18 bit settling time is 900 ns, and σ input-referred offset is 1.2 mV. This is one of the first reported 18 bit CMOS ADC driver amplifiers, and its performance is comparable to that of the state-of-the-art parts in other processes. © 2015 IEEE.
About the journal
JournalData powered by TypesetIEEE Transactions on Circuits and Systems II: Express Briefs
PublisherData powered by TypesetInstitute of Electrical and Electronics Engineers Inc.
ISSN15497747
Open AccessNo
Concepts (13)
  •  related image
    Amplifiers (electronic)
  •  related image
    Approximation theory
  •  related image
    Cmos integrated circuits
  •  related image
    Frequency converters
  •  related image
    Analog to digital converters
  •  related image
    DRIVER AMPLIFIER
  •  related image
    Fully differential
  •  related image
    INPUT DRIVER
  •  related image
    State of the art
  •  related image
    SUCCESSIVE APPROXIMATION REGISTER
  •  related image
    SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL CONVERTER
  •  related image
    Total harmonic distortion (thd)
  •  related image
    Analog to digital conversion