Header menu link for other important links
X
Variation-tolerant, power-safe pattern generation
Published in
2007
Volume: 24
   
Issue: 4
Pages: 374 - 384
Abstract
Modern SoC devices use elaborate power management strategies in functional mode, because not all IP blocks can be functional at the same time. Cost considerations often do not permit overdesigning the power supply infrastructure for test mode or using expensive flip-chip packaging to avoid the problem. Test application must not overexercise the power supply grids, lest the tests damage the device or lead to false test failures. The problem of debugging a delay test failure can therefore be highly complex. The problem is aggravated by on-chip variations in technologies below 100 nm. However, it's possible to avoid false delay test failures by generating safe patterns that are tolerant to on-chip variations. The authors propose a framework for power-safe pattern generation that uses power grid information and regional constraints on switching activity. Experimental results with benchmark circuits demonstrate the effectiveness of this framework. © 2007 IEEE.
About the journal
JournalIEEE Design and Test of Computers
ISSN07407475
Open AccessNo
Concepts (15)
  •  related image
    IR DROP
  •  related image
    LOW-POWER ATPG
  •  related image
    Peak power
  •  related image
    POWER PROFILING
  •  related image
    Process variation
  •  related image
    Chip scale packages
  •  related image
    Drops
  •  related image
    Electric power distribution
  •  related image
    Electric power supplies to apparatus
  •  related image
    Electric power transmission networks
  •  related image
    Electric power utilization
  •  related image
    Energy management
  •  related image
    Mesh generation
  •  related image
    Power generation
  •  related image
    Testing