Header menu link for other important links
X
Pseudo-online testing methodologies for various components of field programmable gate arrays
Aditya S. Ramani,
Published in
2005
Volume: 29
   
Issue: 2-3
Pages: 99 - 119
Abstract
This paper describes novel pseudo-online built-in self-test based techniques for detecting and locating multiple faults in lookup tables (LUTs), interconnects and dedicated clock lines of field programmable gate arrays (FPGAs). The techniques use the partial reconfiguration capabilities of modern FPGAs. The methods proposed in this paper find extensive applications in safety critical systems like space probes, which comprises of several subcircuits mapped onto the FPGA and employs online checkers to report misbehaviour of any of these subcircuits. When an online checker reports misbehaviour of one such subcircuit, the methods proposed in this paper attempt to detect and locate the faults, if any, within the faulty subcircuit without shutting down the other subcircuits. The methods presented in the paper preserve the routing structure of the configured application in-place. Experimentally, it is shown that the proposed methods provide good fault-coverage in identifying faults in LUTs, interconnects and dedicated clock lines. © 2004 Elsevier B.V. All rights reserved.
About the journal
JournalMicroprocessors and Microsystems
ISSN01419331
Open AccessNo
Concepts (14)
  •  related image
    FAILURE ANALYSIS
  •  related image
    Fault tolerant computer systems
  •  related image
    Networks (circuits)
  •  related image
    Online systems
  •  related image
    Probability
  •  related image
    Routers
  •  related image
    Semiconductor materials
  •  related image
    Threshold voltage
  •  related image
    BUILT-IN SELF TEST (BIST)
  •  related image
    FAULT DETECTION AND LOCATION
  •  related image
    PARTIAL RECONFIGURATION
  •  related image
    PSEUDO-ONLINE TESTING
  •  related image
    SAFETY CRITICAL APPLICATION
  •  related image
    Field programmable gate arrays