Header menu link for other important links
Parallel implementation of 2D-Discrete Cosine Transform using EPLDs
D. V R Murthy
Published in IEEE Comp Soc, Los Alamitos, CA, United States
Pages: 336 - 339
A novel implementation of Two Dimensional Discrete Cosine Transform (2D-DCT) using Embedded Programmable Logic Devices (EPLDs) has been proposed in this paper. The key feature of this scheme is that it's architecture is regular, linear, pipelined and it fits into just four numbers of commercially available EPLDs. It is capable of processing images of size 512×512 pixels at rates of 25 frames per second. The chip set offers device independent design and can be used in conjunction with other processors. The algorithm implemented can be easily modified and remapped as per needs with a minimum of effort since the architecture is realized using modular Hardware Description Language (HDL). The hardware complexity and accuracy of the proposed DCT processor compare favourably with those of other known implementation techniques.
About the journal
JournalData powered by TypesetProceedings of the IEEE International Conference on VLSI Design
PublisherData powered by TypesetIEEE Comp Soc, Los Alamitos, CA, United States
Open AccessNo
Concepts (10)
  •  related image
  •  related image
    Computer hardware description languages
  •  related image
    Cosine transforms
  •  related image
    Image coding
  •  related image
    Image compression
  •  related image
    Matrix algebra
  •  related image
    Pipeline processing systems
  •  related image
  •  related image
  •  related image
    Parallel processing systems