

Article

# Static Thermal Coupling Factors in Multi-Finger Bipolar Transistors: Part I—Model Development

Aakashdeep Gupta <sup>1</sup> , K Nidhin <sup>1</sup> , Suresh Balanethiram <sup>2,\*</sup>, Shon Yadav <sup>3</sup>,  
Anjan Chakravorty <sup>1</sup>, Sebastien Fregonese <sup>4</sup>  and Thomas Zimmer <sup>4</sup> 

<sup>1</sup> Department of Electrical Engineering, Indian Institute of Technology Madras (IIT Madras), Chennai 600036, India; aakashdeep.mems@ee.iitm.ac.in (A.G.); ee15d030@ee.iitm.ac.in (KN.); anjan@ee.iitm.ac.in (A.C.)

<sup>2</sup> Department of Electronics and Communication Engineering, Indian Institute of Information Technology Tiruchirappalli (IIIT Tiruchirappalli), Trichy 620015, India

<sup>3</sup> Globalfoundries, Bangalore 560064, India; ee12d034@ee.iitm.ac.in

<sup>4</sup> IMS Laboratory, University of Bordeaux, 33400 Talence, France; sebastien.fregonese@ims-bordeaux.fr (S.F.); thomas.zimmer@u-bordeaux.fr (T.Z.)

\* Correspondence: sureshbalanethiram@gmail.com

Received: 14 July 2020; Accepted: 17 August 2020; Published: 19 August 2020



**Abstract:** In this part, we propose a step-by-step strategy to model the static thermal coupling factors between the fingers in a silicon based multifinger bipolar transistor structure. First we provide a physics-based formulation to find out the coupling factors in a multifinger structure having no-trench isolation ( $c_{ij,nt}$ ). As a second step, using the value of  $c_{ij,nt}$ , we propose a formulation to estimate the coupling factor in a multifinger structure having only shallow trench isolations ( $c_{ij,st}$ ). Finally, the coupling factor model for a deep and shallow trench isolated multifinger device ( $c_{ij,dt}$ ) is presented. The proposed modeling technique takes as inputs the dimensions of emitter fingers, shallow and deep trench isolations, their relative locations and the temperature dependent material thermal conductivity. Coupling coefficients obtained from the model are validated against 3D TCAD simulations of multifinger bipolar transistors with and without trench isolations. Geometry scalability of the model is also demonstrated.

**Keywords:** SiGe HBT; multi-finger transistor; self-heating; thermal coupling; shallow trench; deep trench

## 1. Introduction

State-of-the-art silicon–germanium (SiGe) heterojunction bipolar transistors (HBTs) are popularly used in the front-end applications of communication circuits such as low noise amplifiers operating at sub-THz frequencies [1–3]. High speed SiGe HBTs also find applications in security and surveillance, radars for automotives, millimeter-wave imaging and sensing for medical and climatic control [4]. On the other hand, multifinger SiGe HBTs are most commonly employed for power amplifier design in a compact layout. Peak electrical power dissipation at the base-collector junction of HBTs acts as a potential heat source. Although the transistor fingers are electrically isolated, they are thermally coupled through the common substrate. For closely spaced transistor fingers, in addition to the self-heating, mutual thermal coupling becomes significant leading to a further increase in the operating temperature of the device. Accurate solution of the rise in device temperature can be obtained either from analytical calculations based on 3D Laplace equation [5,6] or from numerical simulators that employ finite element method to calculate the temperature distribution within the device [7,8]. Although such solutions are suitable for device designs and layout optimization, they are either time consuming or not suitable from the perspectives of modern trench isolated SiGe HBT structures or

from the viewpoint of implementation in the compact model framework that demands very high simulation speed. For example, the error function used in [5], which may be simplified to a couple of closed-form relations but not to a single continuous expression, cannot be used in a compact model. On the other hand, several physics-based compact modeling works have been reported in the literature to accurately model the self-heating effect [9–12]. Similarly, a self-consistent iterative approach to systematically evaluate both the upward and downward heat flow from the heat source was presented in [13]. However, only very few attempts have been made to physically model the thermal coupling effect [14–16]. In a multifinger transistor system with  $n$  number of fingers, the total rise in junction temperature above the ambient temperature ( $T_{amb}$ ) for the  $i$ th finger is given as [15,16],

$$\begin{aligned}\Delta T_i &= \Delta T_{ii} + \sum_{j=1, j \neq i}^n \Delta T_{ij} \\ &= P_{diss,i} R_{TH,ii} + \sum_{j=1, j \neq i}^n c_{ij} P_{diss,j} R_{TH,jj}\end{aligned}\quad (1)$$


where the first term indicates the rise in junction temperature due to self-heating and the second term considers the effect of thermal coupling from all other fingers.  $P_{diss,i}$  and  $R_{TH,ii}$  are, respectively, the electrical power dissipation and thermal resistance of the  $i$ th finger.  $c_{ij}$  signifies the static thermal coupling coefficient of finger- $i$  due to the heat source at finger- $j$  and is defined as

$$c_{ij} = \frac{\Delta T_{ij}}{\Delta T_{jj}}. \quad (2)$$


Conventionally,  $c_{ij}$  between two transistor fingers is obtained from measurements following [17]. However to evaluate  $c_{ij}$  analytically from (2), one should have prior information of both  $\Delta T_{jj}$  and  $\Delta T_{ij}$ . The work in [18] empirically modeled  $c_{ij}$  to include the effect of thermal coupling in trench isolated multifinger transistors. Although the results show good agreement with TCAD simulations, the model is not geometrically scalable due to its empirical nature. A particularly interesting work reported in [19] attempted to model the thermal coupling from the isothermal contours in GaAs multifinger HBT. Although the work provides an important insight that the coupling effect can be predicted from the modeling framework of self-heating, the application of the approach is limited only to structures without any trench isolation (see Figure 1). Besides, the model does not consider the temperature dependent thermal conductivity of the semiconductor material yielding  $c_{ij}$  values independent of dissipated power ( $P_{diss}$ ). The model inaccuracy increases particularly for a smaller heat source area as shown in Figure 2a, with maximum error of around 22%, where we compared the  $c_{ij}$  model of [19] with the corresponding 3D TCAD simulation data for multifinger HBTs having different emitter geometries but no-trench isolation between the fingers. Figure 2b shows that in case of shallow trench isolated (STI) multifinger structures, the model of [19] yields further erroneous results for  $c_{ij}$  with maximum error of around 57% when compared with 3D TCAD simulation. Note that following the standard practice,  $c_{ij}$  is represented in percentage which is obtained by multiplying Equation (2) by 100 [17,18,20]. The poor modeling results in Figure 2a,b indicate the importance of using a temperature dependent thermal conductivity in the modeling framework and further to include the specific effects originating from the trench-isolations. The problem is more complicated once the effects from deep trench isolation along with the back-end-of-line (BEOL) metal layers are introduced in the device structure. To the best of the authors' knowledge, a physics-based analytic model for thermal coupling coefficients considering the temperature dependent thermal conductivity for trench isolated multifinger transistors is still missing in the literature.

In this paper, we present a scalable compact model for the thermal coupling coefficients in multifinger transistors with and without trench isolations. Note that since modern SiGe HBTs are mostly fabricated in rectangular shape with stripe emitter geometries, scalability of any compact thermal model can be limited to cater rectangular fingers only. In Section 2, we present the model

for calculating the junction temperature due to self-heating considering the temperature dependence of thermal conductivity of silicon followed by the derivation of thermal coupling factor model. Modeling results of each structure are compared with the corresponding 3D TCAD simulations and are presented in Section 3. Finally mentioning the limitations and future scope of this research work in Section 4, we conclude in Section 5. In part 2 of this work [21], effects of back-end-of-line (BEOL) metal layers are explored and the model is subsequently validated with experimental data.



**Figure 1.** Schematic cross-section of a multifinger transistor structure with finger spacing  $s$  and having no-trench isolation. Heat source is located at  $z = 0$ . In addition, the isotherms linking the heating finger and the sensing fingers are systematically shown.



**Figure 2.** Results of the heat-source geometry dependent  $c_{ij}$  model in [19] (lines) compared with corresponding 3D TCAD simulation results (symbols) at different sensing fingers in five-finger transistor structures (a) without any trench isolation and (b) with only shallow trench isolated (STI). Finger spacing  $s = 2.5 \mu\text{m}$ .

## 2. Model Formulation

### 2.1. Vertical Position-Dependent Temperature

Figure 1 shows the cross-section of a heat flow volume, defined by thermal spread with a spreading angle of  $\theta$ , in a multifinger transistor system when only one finger is heating. We have considered an identical spreading angle along both emitter (heat source) width ( $W_E$ ) and length ( $L_E$ ) directions. Note that in this formulation, a planar heat source is assumed to be located at  $z = 0$  in order to consider

the downward heat flow towards the substrate. In this situation, the temperature profile of the only heating finger along the  $z$ -direction is given as

$$T(z) = T_{ref} + P_{diss}R_{TH}(z) \quad (3)$$

where  $T_{ref}$  is the known reference temperature at one end of the structure away from the heat source. Note that  $T_{ref} = T_{amb}$  at  $z = H$ .

$R_{TH}(z)$  is the position dependent thermal resistance of the device which is given as  $R_{TH}(z) = \left[ \frac{1}{\kappa(T)} \right]_{avg} f_G(z)$  where the so-called geometry factor  $f_G(z)$  is expressed as [22]

$$f_G(z) = \frac{\ln \left[ \frac{L_E(W_E + 2z \tan(\theta))}{W_E(L_E + 2z \tan(\theta))} \right]}{2(L_E - W_E) \tan(\theta)} \quad (4)$$

and  $\left[ \frac{1}{\kappa(T)} \right]_{avg}$  signifies average thermal resistivity as done in [12] and is obtained from the temperature dependent thermal conductivity relation of Si as  $\kappa(T) = (\kappa_a + \kappa_b T + \kappa_c T^2)^{-1}$  [8]. Note that the validity of this  $\kappa(T)$  relation with  $\kappa_a = 0.03 \times 10^{-2}$  mK/W,  $\kappa_b = 1.56 \times 10^{-5}$  m/W and  $\kappa_c = 1.65 \times 10^{-8}$  m/KW for intrinsic Si, is well studied in the literature as reported in [9,10]. Substituting the expression of  $R_{TH}(z)$  obtained with  $[1/\kappa(T)]_{avg} = \kappa_a + (\kappa_b/2)(T(z) + T_{ref}) + (\kappa_c/3)(T(z)^2 + T(z)T_{ref} + T_{ref}^2)$  in (3) yields a quadratic expression on  $T(z)$  as

$$pT(z)^2 + qT(z) + r = 0 \quad (5)$$

for which the valid solution reads

$$T(z) = \frac{(-q) - \sqrt{q^2 - 4pr}}{2p} \quad (6)$$

with  $p = P_{diss}f_G(z)\frac{\kappa_c}{3}$ ,  $q = P_{diss}f_G(z)\left(\frac{\kappa_b}{2} + \frac{\kappa_c}{3}T_{ref}\right) - 1$  and  $r = P_{diss}f_G(z)\left(\kappa_a + \frac{\kappa_b}{2}T_{ref} + \frac{\kappa_c}{3}T_{ref}^2\right) + T_{ref}$ . Following the findings of [23] that the thermal resistivity  $1/\kappa(T)$  of Si linearly varies with  $T$ , a similar but pragmatic model for self-heating resistance is derived in [12] by putting  $\kappa_c = 0$ . The model accuracy and associated parameter extraction are also reported in [12]. Here we have additionally included the effect of slight non-linearity of  $1/\kappa(T)$  with a non-zero  $\kappa_c$  only to improve the model accuracy. However, this poses a challenge in parameter extraction for which an alternate  $\kappa(T)$  ( $=\beta/T^\alpha$ ) model is used and  $\kappa_a$ ,  $\kappa_b$ ,  $\kappa_c$  parameters are found by optimization from extracted  $\alpha$ ,  $\beta$  values. Note that the efficacy of this alternate model is established in [23]. To be precise, we have not considered the effects of doping on to these parameters and spreading angle  $\theta$  in our overall investigation.

## 2.2. Coupling Factor for Structures with No-Trench Isolation

For a structure employing no-trench isolation, one can use (6) to obtain the depth-dependent temperature profile ( $T_{nt}(z)$ ) from the heat source to the heat sink. The rise in junction temperature for the  $j$ th heating finger can be obtained as  $\Delta T_{jj,nt} = T_{nt}(z = 0) - T_{amb}$ . This temperature rise at the heating finger affects the operating temperature of the neighboring fingers through thermal coupling. Following [19], we assume circular isotherms for this structure having no-trench isolation as depicted in Figure 1 resulting into identical temperature profile in the vertical ( $z$ -) and lateral ( $x$ -) directions, i.e.,  $T_{nt}(z) = T_{nt}(x)$ . Therefore, temperature rise at the sensing finger- $i$  due to the heat source at finger- $j$  can be estimated directly from the  $z$ -dependent temperature profile of finger- $j$  in (6) as  $\Delta T_{ij,nt} = T_{nt}(x = z = |i - j|s) - T_{amb}$  where  $s$  is the spacing between the adjacent fingers. Since the maximum distance from the sensing finger to the heat source is just 10  $\mu\text{m}$ , the assumption of a circular


isotherm is justified for all sensing fingers [19]. Finally, the thermal coupling factor between finger-*i* and finger-*j* for the multifinger structure with no-trench ( $c_{ij,nt}$ ) can be obtained using (2) as

$$c_{ij,nt} = \frac{\Delta T_{ij,nt}}{\Delta T_{jj,nt}} \equiv \frac{T_{nt}(z = |i - j|s) - T_{amb}}{T_{nt}(z = 0) - T_{amb}} \tag{7}$$


### 2.3. Coupling Factor for Structures with Shallow Trench Isolation

In the presence of shallow trench (ST) around each finger in a multifinger transistor structure (see Figure 3a), peak junction temperature at the heating finger ( $T_{jj,st}$ ) happens to be more than that for the structure with no-trench ( $T_{jj,nt}$ ) when excited with the same amount of  $P_{diss}$ . This results in a temperature profile along the lateral (*x*-) direction that is different from that in the vertical (*z*-) direction, i.e.,  $T_{st}(x) \neq T_{st}(z)$ . The two five-finger devices (one with no-trench and other with ST of 0.36  $\mu\text{m}$  depth around each finger) with emitter finger dimension as  $W_E \times L_E = 0.2 \times 5 \mu\text{m}^2$  are simulated using TCAD considering *T*-dependent  $\kappa$  for Si in order to obtain the lateral temperature profiles,  $T(x)$ , when the corner finger acts as the heat source. Note that  $T(x \rightarrow 0) \equiv T_{jj}$  (self-heating temperature at the heating finger) and  $T(x = |i - j|s) \equiv T_{ij}$  (thermal coupling temperature at the sensing finger). Figure 4 compares the TCAD simulated  $T(x)$  of the five-finger transistors with no-trench ( $T_{nt}(x)$ ) and that with ST ( $T_{st}(x)$ ). It is observed that although  $T_{jj,nt} < T_{jj,st}$ ,  $T_{ij,nt} \approx T_{ij,st}$  since  $T(x)$  values from both structures are almost similar within  $1 \mu\text{m} \leq x \leq 10 \mu\text{m}$ . Essentially within the region where neighbouring fingers are located, lateral temperature profiles of both the structures are almost identical, i.e.,  $T_{nt}(x) \approx T_{st}(x)$  for  $x = s, 2s, 3s, 4s$  with  $s = 2.5 \mu\text{m}$  (region marked between the two vertical dotted lines in Figure 4). Figure 5a,b demonstrate the ratio  $\Delta T_{ij,nt} / \Delta T_{ij,st}$  within the range where  $x = s, 2s, 3s, 4s$  for various five-finger devices differing in emitter finger dimensions. It is observed that the ratio  $\Delta T_{nt}(x) / \Delta T_{st}(x) = \Delta T_{ij,nt} / \Delta T_{ij,st} \approx 1$ . Therefore, following (2) one can obtain the ratio of  $c_{ij}$  for the device with no-trench and that with ST as


$$\begin{aligned} \frac{c_{ij,nt}}{c_{ij,st}} &= \left( \frac{\Delta T_{ij,nt}}{\Delta T_{ij,st}} \right) \left( \frac{\Delta T_{jj,st}}{\Delta T_{jj,nt}} \right) \\ &\approx \frac{\Delta T_{jj,st}}{\Delta T_{jj,nt}}. \end{aligned} \tag{8}$$



**Figure 3.** Top view (*x*-*y* plane) and cross-sectional view (*x*-*z* plane) of multifinger structure containing (a) only shallow trench and (b) both shallow and deep trenches. Emitter fingers are marked in red. Different sections of the thermal spread with their corresponding spreading angles are also illustrated.



**Figure 4.** Temperature profile along  $x$ -direction obtained from 3D TCAD simulations of transistors without trenches and with STI.



**Figure 5.** The rise in temperature ratio at the sensing fingers of transistors with no-trench and with ST ( $\Delta T_{ij,nt}/\Delta T_{ij,st}$ ) obtained from TCAD for (a) different  $W_E$  at a fixed  $L_E = 5 \mu\text{m}$  and (b) different  $L_E$  at a fixed  $W_E = 0.2 \mu\text{m}$ . Finger spacing  $s = 2.5 \mu\text{m}$ .

Since  $c_{ij,nt}$  can be estimated using (7), one can find out  $c_{ij,st}$  from (8) just by additionally calculating the rise in self-heating peak (junction) temperature for the two structures (with no-trench and ST). This additional information, i.e., the peak junction temperatures of the two structures are obtained following (6) with  $z \rightarrow 0$  for the respective structures as detailed in [10,11,13].

#### 2.4. Coupling Factor for Structures with Additional Deep Trench Isolation

The strategy applied in Section 2.3 for structures containing only ST isolation can be extended to the structures where in addition to the ST surrounding each finger, the complete multifinger transistor is housed within a common deep trench (DT) as seen in Figure 3b. Thermal coupling factor for such a structure is hereafter denoted as  $c_{ij,dt}$ . Now defining a ratio between  $c_{ij,dt}$  and  $c_{ij,st}$  for two identical multifinger devices except the presence of DT in one structure, we can write


$$\frac{c_{ij,dt}}{c_{ij,st}} = \left( \frac{\Delta T_{ij,dt}}{\Delta T_{ij,st}} \right) \left( \frac{\Delta T_{jj,st}}{\Delta T_{jj,dt}} \right) \tag{9}$$

where  $\Delta T_{ij,dt}$  and  $\Delta T_{jj,dt}$  are temperature rises of sensing and heating fingers, respectively, for the structure housed within additional DT. Note that the first term in the r.h.s. of (9) is not unity unlike that in (8) and is greater than unity due to DT confinement. We simulated the structure containing DT with a height of  $3.9 \mu\text{m}$  in TCAD and obtained the values of the ratio  $\Delta T_{ij,dt}/\Delta T_{ij,st}$  as a function of the position of the sensing finger from the heating finger as shown in Figure 6a. In the figure we show the ratio values marked in hollow circles for the case when 1st corner finger is heating and 2nd, 3rd, 4th, 5th are the sensing fingers, respectively, located at distances of  $s, 2s, 3s, 4s$  from the heat source. Similarly, points marked in plus (in blue) and triangle symbols are for 2nd heating finger with 1st (towards left), 3rd, 4th, 5th (towards right) as the sensing fingers. Finally, the points marked in asterisk symbol are for 3rd heating finger with 1st and 2nd (towards left) and 4th and 5th (towards right) as


the sensing fingers. It is observed that these ratios do not change significantly when different fingers are heating and temperatures at nearby or distant fingers are sensed. The average value of the ratio comes out to be 1.91. Figure 6b presents the TCAD simulation results for the average value of the ratio  $\Delta T_{ij,dt} / \Delta T_{ij,st}$  for various emitter (heat source) dimensions ( $W_E$  and  $L_E$ ). Since an increase in the emitter length demands a similar positional shift of the DT walls along the  $L_E$  direction, overall DTI box volume increases and subsequently the heat confinement is reduced causing the ratio to fall for higher  $L_E$  devices. However, since  $W_E$  variation is limited within 1  $\mu\text{m}$ , the ratio remains almost constant with increasing emitter width. It is also demonstrated in Figure 6b that an empirical model given as

$$\frac{\Delta T_{ij,dt}}{\Delta T_{ij,st}} = \frac{a}{L_E^b} + c \tag{10}$$

accurately captures the  $L_E$  dependence of this ratio with fitting parameters  $a$ ,  $b$  and  $c$ . Therefore, for a given technology the model of the ratio in (10) helps one in modeling  $c_{ij,dt}$  with a prior knowledge of  $c_{ij,st}$  and the peak junction temperatures  $\Delta T_{jj,st}$  and  $\Delta T_{jj,dt}$ . Note that  $\Delta T_{jj,st}$  and  $\Delta T_{jj,dt}$  can be obtained by using (6) with appropriate heat spreading angles for the respective structures as detailed in [13]. Although the model parameters,  $a$ ,  $b$  and  $c$  in (10) can vary with DT dimensions (height and thickness), usually for a given technology it does not change. The parameters extracted here and depicted in Figure 6b corresponds to DT dimensions of STMicroelectronics B55 technology [24]. From further investigation we found that the unity value of the ratio  $\Delta T_{ij,nt} / \Delta T_{ij,st}$  is independent of power dissipation. In addition, the ratios  $\text{avg}(\Delta T_{ij,dt} / \Delta T_{ij,st})$ ,  $c_{ij,nt} / c_{ij,st}$  and  $c_{ij,dt} / c_{ij,st}$  do not change with  $P_{diss}$ . Finally in Figure 7 we present a flowchart for calculating the coupling factors  $c_{ij,nt}$ ,  $c_{ij,st}$  and  $c_{ij,dt}$  following a step-by-step approach using the structural information of the multifinger transistor. The model up to shallow-trench isolated device is physics-based, scalable and requires only the geometry information of the device. For DT-isolated device, the model is partially empirical and additionally requires the technology-specific values of  $a$ ,  $b$  and  $c$  parameters which may be obtained using additional effort, e.g., TCAD simulation.




**Figure 6.** (a)  $\Delta T_{ij,dt} / \Delta T_{ij,st}$  obtained from TCAD (symbols) when finger-1, 2, 3 are heating (one at a time). Overall average of this ratio combining all the three cases is represented by the solid line. Finger spacing  $s = 2.5 \mu\text{m}$ . (b) Overall average of  $\Delta T_{ij,dt} / \Delta T_{ij,st}$  ratio for transistors with different  $W_E$  and  $L_E$ .



**Figure 7.** Step-by-step illustration to calculate thermal coupling factor in multifinger transistor structure with no-trench, with shallow trench (ST) and with ST and deep trench (DT). Note that the rise in junction temperature due to self-heating  $\Delta T_{jj}$  in any structure can be obtained using (6) with  $z \rightarrow 0$ .

### 3. Results and Discussion


It is apparent that the accuracy of  $c_{ij,nt}$  in (7) depends on the temperature profile  $T(z)$  under the heating finger which in turn depends largely on the heat spreading angle in (4). One can get an adequate accuracy in the prediction of  $\Delta T_{jj,nt}$  and  $c_{ij,nt}$  by employing a constant heat spreading angle from the heat source to the heat sink. Conventionally although  $\theta = 45^\circ$  is chosen in several works [9–11,19,25], we found that a spreading angle of  $\theta = 48^\circ$  accurately predicted  $\Delta T_{jj,nt}$  and  $c_{ij,nt}$  for various emitter geometries simulated in TCAD as demonstrated in Figure 8a,b.




**Figure 8.** Comparison of  $c_{ij,nt}$  obtained from TCAD (symbols) and the proposed model in (6) and (7) (lines) for transistors with (a) different  $L_E$  at a fixed  $W_E = 0.2 \mu\text{m}$ , (b) different  $W_E$  at a fixed  $L_E = 10 \mu\text{m}$ . Finger spacing  $s = 2.5 \mu\text{m}$ .

In order to calculate the peak junction temperature of the heating finger in case of ST isolated multifinger structure, one can use (6) by sectioning the full vertical region into three parts as carried out in [13]. The value of spreading angle within STI volume was chosen as  $35^\circ$  to consider the evident heat confinement at close proximity to the heat source [26–28]. For the substrate region below the ST, spreading angle was kept at  $48^\circ$  following the ones used in the structure with no-trench isolation. Employing (3) for each section resulted in the value of  $\Delta T_{jj,st}$  which was used in (8) to estimate  $c_{ij,st}$ . Figure 9 compares the TCAD simulation and the  $c_{ij,st}$  model of (8) using the quantities obtained for the structure with no-trench as detailed in Section 2.2. Results of dashed lines were obtained for accurate values of the ratio  $\Delta T_{ij,nt}/\Delta T_{ij,st}$  (directly obtained from TCAD) while the solid lines correspond to the approximation,  $\Delta T_{ij,nt}/\Delta T_{ij,st} \approx 1$ . Note that the approximation resulted in a decent model agreement with a maximum error of 5%. Figure 10a,b show the  $P_{diss}$ -dependent variation of  $c_{ij,nt}$  and  $c_{ij,st}$ , respectively. The model

(solid line) was found to be in good agreement with the TCAD simulation results (symbols). The reduction of  $c_{ij}$  with increasing  $P_{diss}$  is due to the positional temperature-dependent thermal conductivity of silicon within the device. The same trend has been reported in other works such as [17,18,20].




**Figure 9.** Comparison of  $c_{ij,st}$  obtained from TCAD (symbols) and the proposed model in (6)–(8) (lines) for transistors with (a) different  $L_E$  at a fixed  $W_E = 0.2 \mu\text{m}$  and (b) different  $W_E$  at a fixed  $L_E = 10 \mu\text{m}$ . Solid lines correspond to the case when  $\Delta T_{ij,nt}/\Delta T_{ij,st} = 1$  in (8). Finger spacing  $s = 2.5 \mu\text{m}$ .




**Figure 10.** Dissipated power dependent (a)  $c_{ij,nt}$  and (b)  $c_{ij,st}$  at different sensing fingers. A comparison between TCAD simulation results (symbols) and the proposed model (solid lines). Solid lines in (b) correspond to the case when  $\Delta T_{ij,nt}/\Delta T_{ij,st} = 1$  in (8).

For the multifinger device housed within DT, we employed the thermal spread model as detailed in Section 2.4 considering adiabatic boundary conditions at DT [13] to estimate  $\Delta T_{ij,dt}$ . The heat spreading angles within the ST sections were kept at  $35^\circ$  and that for the remaining sections surrounded by DT and below, they were kept at  $48^\circ$ . Thus the values of junction temperatures were obtained for different heating fingers at different power dissipation. Figure 11 compares the TCAD simulation of scaled devices with the modeling results of  $c_{ij,dt}$  obtained from (9) and (10) for the case when only the corner (1st) finger acted as the heat source. Figure 12a,b present similar results when the second and third fingers in a five finger structure with DT act as the heat sources, respectively. The model was found to accurately predict the coupling factors in all cases. Note that the modeling results here correspond to the ones obtained after using the approximation  $\Delta T_{ij,nt}/\Delta T_{ij,st} = 1$  in (8). The excellent model agreement of all the coupling factors as a function of the spatial dimension as demonstrated in Figures 8, 9 and 11 signifies that even in the case of different spacing between the fingers, the same model can be used to find out the new set of thermal coupling factors. The TCAD validation presented so far illustrates the scalability of the model. The proposed model accurately predicted the coupling coefficients for mainly three types of multifinger structures, without any trenches, with only ST, and with ST and DT. Note that with proper values of the parameters to define the temperature dependent thermal conductivity of a material, the model can be applied to devices based on semiconductors other than Si.



**Figure 11.** Comparison of  $c_{ij,dt}$  obtained from TCAD (symbols) and the proposed model in (6)–(10) (lines) when finger-1 is heating in five-finger transistors with (a) different  $L_E$  at a fixed  $W_E = 0.2 \mu\text{m}$ , (b) different  $W_E$  at a fixed  $L_E = 10 \mu\text{m}$ . Solid lines correspond to the case when  $\Delta T_{ij,nt}/\Delta T_{ij,st} = 1$  in (8). Finger spacing  $s = 2.5 \mu\text{m}$ .




**Figure 12.**  $P_{diss}$ -dependent  $c_{ij,dt}$  for a five-finger device structure when (a) second finger acts as the heat source and (b) third finger acts as the heat source: comparison between TCAD (symbols) and model of (6)–(10) using a constant value for  $\Delta T_{ij,dt}/\Delta T_{ij,st}$  in (9). Solid lines correspond to the case when  $\Delta T_{ij,nt}/\Delta T_{ij,st} = 1$  in (8).

#### 4. Limitations and Future Scope

Since including the temperature-dependence of thermal conductivity of Si ( $\kappa(T)$ ) renders the original heat diffusion equation nonlinear, application of superposition principle to include the effects of self-heating and thermal coupling in calculating the finger temperature in (1) is questionable. Figure 13 compares the TCAD simulation results for  $P_{diss}$ -dependent third finger temperature when (i) all fingers are heating simultaneously in a ST-isolated five-finger transistor (true temperature) and (ii) one finger is heating at a time and summing up the effects using (1). The maximum error appears to be around 10% for a  $P_{diss}$  of 30 mW. Note that this error is unavoidable even in the framework of thermal measurement where only one finger is excited with high power and others are used for sensing and where the  $\kappa(T)$  effect is automatically included. Although a ratio-based method reported in [20] attempted to additionally include the self-heating effect of the sensing finger, the procedure does not let us get rid of the above-mentioned limitation. It should be noted that the use of 3D Laplace or FEM based iterative solutions can predict accurate finger temperature as TCAD simulation under

real operating condition when all fingers are heating simultaneously, however, such techniques cannot be adopted within a compact modeling framework.



**Figure 13.**  $P_{diss}$ —dependent total junction temperature  $T_{i,st}$  of the third finger in a five-finger structure with ST isolation. Symbols are TCAD values when all fingers are heating and the solid line is obtained from (1) by substituting TCAD values of  $\Delta T_{ii}$  and  $\Delta T_{ij}$ .

Another limitation of the present work lies in the use of the empirical Equation (10) for which the parameters  $a$ ,  $b$  and  $c$  corresponding to different technologies are to be extracted possibly using TCAD simulation. In addition, the effect of doping in the  $T(z)$  model of (1) needs to be investigated.

## 5. Conclusions

We have developed a scalable model for static thermal coupling factor in trench-isolated multifinger bipolar transistors including the temperature dependence of thermal conductivity of the semiconductor. The overall model is intuitive and simple to implement. At first the model estimates the coupling factor for the transistor structure having no-trench isolation. The model is validated with detailed 3D TCAD simulation. Next the model is extended to predict the thermal coupling effect in multifinger device structures where each finger is surrounded by shallow trench isolation. It is found that a prior knowledge of the coupling coefficient and peak junction temperature for the similar device structure with no-trench and only peak junction temperature for the ST isolated device is sufficient to predict the thermal coupling factor for the ST isolated device. In a similar fashion, we extend the thermal coupling model for deep trench isolated multifinger devices additionally using an empirical scaling rule. Excellent model agreements with TCAD simulation for multifinger devices with different finger dimensions and under different power dissipation demonstrate the utility of the model.

**Author Contributions:** Conceptualization, A.G., S.B., and A.C.; methodology, S.B., and A.C.; software, A.G., KN., and S.B.; validation, A.G. and KN.; formal analysis, A.G., KN.; investigation, A.G.; resources, S.Y., S.F., and T.Z.; writing—original draft preparation, A.C.; writing—review and editing, S.B., S.F., and T.Z.; visualization, A.G., KN., S.B., and A.C.; supervision, S.B. and A.C.; project administration, A.C.; funding acquisition, A.C., S.F., and T.Z. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported in part by the EU under Project Taranto under Grant 737454, in part by ISRO project ELE/17-18/176/ISRO/ANJA and in part by DST, India, under Project EMR/2016/004726.

**Conflicts of Interest:** The authors declare no conflict of interest.

## References

1. Harame, D.L.; Comfort, J.; Cressler, J.; Crabbe, E.; Sun, J.C.; Meyerson, B.; Tice, T. Si/SiGe epitaxial-base transistors. II. Process integration and analog applications. *IEEE Trans. Electron Devices* **1995**, *42*, 469–482. [[CrossRef](#)]

2. Lachner, R. Towards 0.7 THz Silicon Germanium Heterojunction Bipolar Technology—The DOTSEVEN Project. *ECS Trans.* **2014**, *64*, 21–37. [[CrossRef](#)]
3. Wilson, L. International Technology Roadmap for Semiconductors (ITRS) 2013. Available online: <http://www.itrs2.net/2013-itrs.html> (accessed on 14 July 2020).
4. Chevalier, P.; Meister, T.; Heinemann, B.; Van Huylenbroeck, S.; Liebl, W.; Fox, A.; Sibaja-Hernandez, A.; Chantre, A. Towards THz SiGe HBTs. In Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Atlanta, GA, USA, 9–11 October 2011; pp. 57–65.
5. Joy, R.C.; Schlig, E. Thermal properties of very fast transistors. *IEEE Trans. Electron Devices* **1970**, *17*, 586–594. [[CrossRef](#)]
6. Walkey, D.J.; Celso, D.; Smy, T.J.; Surrige, R.K. A thermal design methodology for multifinger bipolar transistor structures. *IEEE Trans. Electron Devices* **2002**, *49*, 1375–1383. [[CrossRef](#)]
7. Smy, T.; Walkey, D.; Dew, S.K. A 3D thermal simulation tool for integrated devices—Atar. *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* **2001**, *20*, 105–115. [[CrossRef](#)]
8. Synopsys. *Sentaurus: Sentaurus Device User Guide, Release H-2013.03*; Synopsys: Mountain View, CA, USA, 2013.
9. Sahoo, A.K.; Fregonese, S.; Weiss, M.; Maneux, C.; Zimmer, T. A Scalable Model for Temperature Dependent Thermal Resistance of SiGe HBTs. In Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Bordeaux, France, 30 September–3 October 2013; pp. 29–32. [[CrossRef](#)]
10. Chakravorty, A.; D’Esposito, R.; Balanethiram, S.; Frégonesse, S.; Zimmer, T. Analytic Estimation of Thermal Resistance in HBTs. *IEEE Trans. Electron Devices* **2016**, *63*, 2994–2998. [[CrossRef](#)]
11. Balanethiram, S.; Chakravorty, A.; D’Esposito, R.; Fregonese, S.; Céli, D.; Zimmer, T. Accurate modeling of thermal resistance for on-wafer SiGe HBTs using average thermal conductivity. *IEEE Trans. Electron Devices* **2017**, *64*, 3955–3960. [[CrossRef](#)]
12. Yadav, S.; Chakravorty, A. A pragmatic approach to modeling self-heating effects in SiGe HBTs. *IEEE Trans. Electron Devices* **2017**, *64*, 4844–4849. [[CrossRef](#)]
13. Balanethiram, S.; Chakravorty, A.; D’Esposito, R.; Fregonese, S.; Zimmer, T. An improved scalable self-consistent iterative model for thermal resistance in SiGe HBTs. In Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), New Brunswick, NJ, USA, 25–27 September 2016; pp. 150–153. [[CrossRef](#)]
14. Lehmann, S.; Weiss, M.; Zimmermann, Y.; Pawlak, A.; Aufinger, K.; Schroter, M. Scalable compact modeling for SiGe HBTs suitable for microwave radar applications. In Proceedings of the Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Phoenix, AZ, USA, 17–19 January 2011; pp. 113–116. [[CrossRef](#)]
15. Walkey, D.J.; Smy, T.J.; Dickson, R.G.; Brodsky, J.S.; Zweidinger, D.T.; Fox, R.M. Equivalent circuit modeling of static substrate thermal coupling using VCVS representation. *IEEE J. Solid State Circuits* **2002**, *37*, 1198–1206. [[CrossRef](#)]
16. Zimmermann, Y. Modeling of Spatially Distributed and Sizing Effects in High-Performance Bipolar Transistors. Master’s Thesis, Chair Electron Devices Integrated Circuits, Technische Universität, Dresden, Germany, 2004.
17. Weiss, M.; Sahoo, A.K.; Maneux, C.; Fregonese, S.; Zimmer, T. Mutual thermal coupling in SiGe:C HBTs. In Proceedings of the Symposium on Microelectronics Technology and Devices (SBMicro), Curitiba, Brazil, 2–6 September 2013; pp. 1–4. [[CrossRef](#)]
18. Dwivedi, A.; Chakravorty, A.; D’Esposito, R.; Sahoo, A.K.; Fregonese, S.; Zimmer, T. Effects of BEOL on self-heating and thermal coupling in SiGe multi-finger HBTs under real operating condition. *Solid State Electron.* **2016**, *115*, 1–6. [[CrossRef](#)]
19. Goh, G.; Kim, U.; Jeon, M.S.; Kim, J. A simple extraction method of thermal resistance in multifinger GaAs HBT. *IEEE Trans. Electron Devices* **2016**, *63*, 2620–2624. [[CrossRef](#)]
20. Lehmann, S.; Zimmermann, Y.; Pawlak, A.; Schroter, M. Characterization of the static thermal coupling between emitter fingers of bipolar transistors. *IEEE Trans. Electron Devices* **2014**, *61*, 3676–3683. [[CrossRef](#)]
21. Gupta, A.; Nidhin, K.; Balanethiram, S.; Yadav, S.; Chakravorty, A.; Fregonese, S.; Zimmer, T. Static Thermal Coupling Factors in Multi-Finger Bipolar Transistors: Part II—Experimental Validation. *J. Electron.* **2020**, submitted.
22. Gao, G.B.; Ünlü, M.S.; Morkoc, H.; Blackburn, D.L. Emitter ballasting resistor design for, and current handling capability of AlGaAs/GaAs power heterojunction bipolar transistors. *IEEE Trans. Electron Devices* **1991**, *38*, 185–196. [[CrossRef](#)]

23. Walkey, D.J.; Smy, T.J.; Macelwee, T.; Maliepaard, M. Compact representation of temperature and power dependence of thermal resistance in Si, Inp and GaAs substrate devices using linear models. *Solid State Electron.* **2002**, *46*, 819–826. [[CrossRef](#)]
24. Chevalier, P.; Avenier, G.; Ribes, G.; Montagné, A.; Canderle, E.; Céli, D.; Derrier, N.; Deglise, C.; Durand, C.; Quémerais, T.; et al. A 55 nm triple gate oxide 9 metal layers SiGe BiCMOS technology featuring 320 GHz  $f_T$ /370 GHz  $f_{max}$  HBT and high-Q millimeter-wave passives. In Proceedings of the 2014 IEEE International Electron Devices Meeting IEDM, San Francisco, CA, USA, 15–17 December 2014; pp. 3.9.1–3.9.3.
25. Rieh, J.S.; Johnson, J.; Furkay, S.; Greenberg, D.; Freeman, G.; Subbanna, S. Structural dependence of the thermal resistance of trench-isolated bipolar transistors. In Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Minneapolis, MN, USA, 1 October 2002; pp. 100–103. [[CrossRef](#)]
26. Sahoo, A.K.; Fregonese, S.; Weis, M.; Malbert, N.; Zimmer, T. A Scalable Electrothermal Model for Transient Self-Heating Effects in Trench-Isolated SiGe HBTs. *IEEE Trans. Electron Devices* **2012**, *59*, 2619–2625. [[CrossRef](#)]
27. Couret, M.; Fischer, G.; Frégonèse, S.; Zimmer, T.; Maneux, C. Physical, small-signal and pulsed thermal impedance characterization of multi-finger SiGe HBTs close to the SOA edges. In Proceedings of the 2019 IEEE 32nd International Conference on Microelectronic Test Structures (ICMTS), Kita-Kyushu City, Fukuoka, Japan, 18–21 March 2019; pp. 154–159. [[CrossRef](#)]
28. Mukherjee, C.; Couret, M.; Nodjiadjim, V.; Riet, M.; Dupuy, J.Y.; Fregonese, S.; Zimmer, T.; Maneux, C. Scalable Modeling of Thermal Impedance in InP DHBTs Targeting Terahertz Applications. *IEEE Trans. Electron Devices* **2019**, *66*, 2125–2131. [[CrossRef](#)]



© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).